Modules and Ports in Verilog