Analog circuit simulation at advanced nodes, why process variation is an increasing problem, the impact of parasitics and finFET stacking, and what happens when gate-all-around FETs are added into the chip. Hany Elhak, group director of product management at Cadence, talks with Semiconductor Engineering.
Ещё видео!