IIR (first order) filter design using FPGA - VHDL Altera Quartus 9.1