Join our channel to access 12+ paid courses in RTL Coding, Verification, UVM, Assertions & Coverage
[ Ссылка ]

A simplified description of Complete process of IC Design and Manufacturing.
[ Ссылка ]
Links to useful systemverilog free tutorials and courses are below at the end of description.

When anybody start learning a hardware description language such as Systemverilog or VHDL, the most common problem they could face is, in ‘connecting’ what they write in their program to the actual ‘circuit’ that get produced in the Silicon. This is a course designed to simplify this problem by connecting together the pieces of information scattered throughout RTL design, functional verification, synthesis, physical design and manufacturing in VLSI technology.

This is not teaching any specific hardware description language, or anything related to coding in an HDL.

Links to useful SV free tutorials and courses:

1. SV Beginner Playlist - [ Ссылка ]
a. IC Design Process - [ Ссылка ]
b. First Program in SV - [ Ссылка ]
c. First TB & Simulation - [ Ссылка ]

2. Interfaces - [ Ссылка ]
3. Modports - [ Ссылка ]
4. Fork Join - [ Ссылка ]
5. Mailboxes - [ Ссылка ]
6. Assignment Statements - [ Ссылка ]

7. Complete Udemy Systemverilog TB Courses for Free
a. TB Beginner 1 - [ Ссылка ]
a. TB Beginner 2 - [ Ссылка ]
a. SoC Verification - [ Ссылка ]

свернуть