FPGA InsideOut Session2 | FIFO design, modelling and verification