Please subscribe my channel using gmail or hotmail or any other email id, don't subscribe it using your university/college email id. because it will not count.
This video is on how to indicate Hit and Miss in cache memory. The following question has been taken as example to elaborate the steps for indicating hit and miss in cache memory.
Consider a small direct map cache with 32 blocks where the cache is initially empty. Block size is 16 Bytes. The following memory are referred 0x3E8, 0x3EC,0x3F0, 0x3F4, 0x9F8 and 0x9FC. Design the map addresses to cache blocks and indicate whether hit or miss.
Other videos ( specially for Computer system architecture Course)
Computer Architecture: Pipeline and Non pipeline Comparison Problem
[ Ссылка ]
Pipelining Example with solution
A 4-stage pipeline has stage delays of 150, 120, 160, and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming a constant clocking rate, how much total time is required to process 1000 data items on this pipeline.
[ Ссылка ]
Other videos
Learn how to Draw State Transition Diagram by using State Transition Table: Digital Logic
[ Ссылка ]
Mantissa and exponent of 5 representing in Binary floating-point
[ Ссылка ]
Binary Multiplication
[ Ссылка ]
