Tanveer Singh, senior staff consulting applications engineer at Synopsys, talks with Semiconductor Engineering about why netlist clock domain is now an essential complement to RTL CDC, why CDC issues are worse at advanced nodes and in AI chips, and why this is becoming a competitive requirement for performance and low power.
