David Svensson, applications engineer in Synopsys’ Verification Group, talks with Semiconductor Engineering about how a virtual transaction logic model can be connected to develop hardware-dependent drivers before RTL actually exists, why this is now critical for large, complex designs, and how to find the potential bottlenecks and debug both software and hardware.
